



IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Public	ations/Services Standards Conferences Careers/Jobs
IEEE	RELEASE 1.5
	Quick Lilles
Welcome to IEEE Xplore®	Your search matched 29 of 955082 documents.
O- Home	A maximum of 29 results are displayed, 25 to a page, sorted by Relevance in descending order.
O- What Can I Access?	You may refine your search by editing the current search expression or entering a new one the text box.
O- Log-out	Then click Search Again .
	(cluster or group) and (move) and size
Tables of Contents	
O- Journals & Magazines	Results: Journal or Magazine = JNL Conference = CNF Standard = STD
O- Conference Proceedings	26 Multicasting along energy-efficient meshes in mobile ad hoc networ
O- Standards	Hai Jiang; Shixin Cheng; Yongming He; Bo Sun;
A	Wireless Communications and Networking Conference, 2002. WCNC2002. 2002
Search	Volume: 2 , 17-21 March 2002
O- By Author	Page(s): 807 -811 vol.2
O- Basic	
O- Advanced	
Member Services	[Abstract] [PDF Full-Text (327 KB)] IEEE CNF
O- Join IEEE	27 Multiple path planning for a group of mobile robots in a 3D environn
O- Establish IEEE Web Account	using genetic algorithms
Access the	Zein-Sabatto, S.; Ramakrishnan, R.;
O Access the IEEE Member	SoutheastCon, 2002. Proceedings IEEE , 5-7 April 2002
Digital Library	Page(s): 359 -363
Print Format	· ·
	[Abstract] [PDF Full-Text (391 KB)] IEEE CNF
	28 A simple yet effective technique for partitioning Hyunchul Shin; Chunghee Kim; Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: Issue: 3 , Sept. 1993 Page(s): 380 -386
·	[Abstract] [PDF Full-Text (556 KB)] IEEE JNL 29 A 600-MHz 54×54-bit multiplier with rectangular-styled Wallace tre

Itoh, N.; Naemura, Y.; Makino, H.; Nakase, Y.; Yoshihara, T.; Horiba, Y.; Solid-State Circuits, IEEE Journal of , Volume: 36 Issue: 2 , Feb. 2001

Page(s): 249 -257


[Abstract] [PDF Full-Text (360 KB)] IEEE JNL

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2003 IEEE — All rights reserved



> feedback > about > home US Patent & Trademark Office



Search Results

Search Results for: [move <sentence> size<AND>((subset <paragraph> move<AND>((cluster and move and size and data and point and subset))))] Found **14** of **114,152 searched**.

> Advanced Search

1 VLSI circuit partitioning by cluster-removal using iterative improvement 88% techniques

Shantanu Dutt, Wenyong Deng

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design January 1997

Move-based iterative improvement partitioning methods such as the Fiduccia-Mattheyses (FM) algorithm and Krishnamurthy's Look-Ahead (LA) algorithm are widely used in VLSI CAD applications largely due to their time efficiency and ease of implementation. This class of algorithms is of the "local improvement" type. They generate relatively high quality results for small and medium size circuits. However, as VLSI circuits become larger, these algorithms are not so effective on them as direct partiti ...

Parametric query optimization

88%

Yannis E. Ioannidis , Raymond T. Ng , Kyuseok Shim , Timos K. Sellis The VLDB Journal — The International Journal on Very Large Data Bases May 1997

Volume 6 Issue 2

Volume 25 Issue 6

In most database systems, the values of many important run-time parameters of the system, the data, or the query are unknown at query optimization time. Parametric query optimization attempts to identify at compile time several execution plans, each one of which is optimal for a subset of all possible values of the run-time parameters. The goal is that at run time, when the actual parameter values are known, the appropriate plan should be identifiable with essentially no overhead. We present a g ...

Register allocation across procedure and module boundaries Vatsa Santhanam , Daryl Odnert

82%

ACM SIGPLAN Notices, Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation June 1990

This paper describes a method for compiling programs using interprocedural register allocation. A strategy for handling programs built from multiple modules is presented, as well as algorithms for global variable promotion and register spill code motion. These algorithms attempt to address some of the shortcomings of previous interprocedural register allocation strategies. Results are given for an implementation on a single register file RISC-based architec ...

Synthesis and floorplanning for large hierarchical FPGAs

82%

H. Krupnova, C. Rabedaoro, G. Saucier

Proceedings of the 1997 ACM fifth international symposium on Fieldprogrammable gate arrays February 1997

Session 4A: placement I: Mongrel: hybrid techniques for standard cell

80%

placement

Sung Woo Hur, John Lillis

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design November 2000

We give an overview of a standard-cell placer Mongrel. The prototype tool adopts a middle-down methodology in which a grid is imposed over the layout area and cells are assigned to bins forming a global placement. The optimization technique applied in this phase is based on the Relaxation-Based Local Search (RBLS) framework in which a combinatorial search mechanism is driven by an analytical engine. This enables a more global view of the problem and results in complex ...

6 A logic partitioning procedure by interchanging clusters

80%

Tadakatsu Ishiga , Tokinori Kozawa , Shoji Sato

Proceedings of the 12th design automation conference January 1975

A logic partitioning procedure for computer aided design of LSI's which gets solutions by interchanging clusters is described. The procedure of generating clusters has some distinct features which assure that the clusters are suitable as units for interchanging. The cluster concept gives the Kernighan and Lin algorithm foresight and efficiency, and because of these, iteration of interchanging leads to a good solution. Results of partition for a variety of LSI's obtained with the ...

A general purpose multiple way partitioning algorithm

80%

Ching-Wei Yeh , Chung-Kuan Cheng , Ting-Ting Y. Lin

Proceedings of the 28th conference on ACM/IEEE design automation conference June 1991

A linear-time heuristic for improving network partitions

77%

C. M. Fiduccia, R. M. Mattheyses

Proceedings of the nineteenth design automation conference January 1982 An iterative mincut heuristic for partitioning networks is presented whose worst case computation time, per pass, grows linearly with the size of the network. In practice, only a very small number of passes are typically needed, leading to a fast approximation algorithm for mincut partitioning. To deal with cells of various sizes, the algorithm progresses by moving one cell at a time between the blocks of the partition while maintaining a desired balance based on the size of the blocks rath ...

Algorithms for data migration with cloning Samir Khuller, Yoo-Ah Kim, Yung-Chun (Justin) Wan 77%

Proceedings of the twenty-second ACM SIGMOD-SIGACT-SIGART symposium on Principles of database systems June 2003

Our work is motivated by the problem of managing data on storage devices, typically a set of disks. Such high demand storage servers are used as web servers, or multimedia servers for handling high demand for data. As the system is running, it needs to dynamically respond to changes in demand for different data items. In this work we study the data migration problem, which arises when we need to quickly change one storage configuration into another. We show that this problem is NP-hard.

10 A linear-time heuristic for improving network partitions

77%

C. M. Fiduccia , R. M. Mattheyses

Papers on Twenty-five years of electronic design automation June 1988

11 Device-level design: Automatic transistor and physical design of FPGA

77%

া tiles from an architectural specification

Ketan Padalia , Ryan Fung , Mark Bourgeault , Aaron Egier , Jonathan Rose Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays February 2003

One of the most difficult and time-consuming steps in the creation of an FPGA is its transistor-level design and physical layout. Modern commercial FPGAs typically consume anywhere from 50 to 200 man-years simply in the layout step. To date, automated tools have only been employed in small parts of the periphery and programming circuitry. The core tiles, which are repeated many times, are subject to painstaking manual design and layout. In this paper we present a new system (called GILES, for Go ...

12 Cluster assignment for high-performance embedded VLIW processors

77%

Viktor S. Lapinskii , Margarida F. Jacome , Gustavo A. De Veciana

ACM Transactions on Design Automation of Electronic Systems (TODAES) July 2002

Volume 7 Issue 3

Clustering is an effective method to increase the available parallelism in VLIW datapaths without incurring severe penalties associated with a large number of register file ports. Efficient utilization of a clustered datapath requires careful binding/assignment of operations to clusters. The article proposes a binding algorithm that effectively explores trade-offs between in-cluster operation serialization and delays associated with data transfers between clusters. Extensive experimental evidenc ...

13 New faster Kernighan-Lin-type graph-partitioning algorithms

77%

Shantanu Dutt

Proceedings of the IEEE/ACM international conference on Computer-aided design November 1993

14 A combined hierarchical placement algorithm

77%

Hyunchul Shin , Chunghee Kim , Wonjong Kim , Myoungsub Oh , Kwangjoon Rhee , Seogyun Choi , Heasoo Chung

Proceedings of the IEEE/ACM international conference on Computer-aided design November 1993

Results 1 - 14 of 14 short listing

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2003 ACM, Inc.